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ABSTRACT
While Deep Neural Networks (DNNs) push the state-of-
the-art in many machine learning applications, they often
require millions of expensive floating-point operations for
each input classification. This computation overhead lim-
its the applicability of DNNs to low-power, embedded plat-
forms and incurs high cost in data centers. This motivates
recent interests in designing low-power, low-latency DNNs
based on fixed-point, ternary, or even binary data preci-
sion. While recent works in this area offer promising results,
they often lead to large accuracy drops when compared to
the floating-point networks. We propose a novel approach
to map floating-point based DNNs to 8-bit dynamic fixed-
point networks with integer power-of-two weights with no
change in network architecture. Our dynamic fixed-point
DNNs allow different radix points between layers. During
inference, power-of-two weights allow multiplications to be
replaced with arithmetic shifts, while the 8-bit fixed-point
representation simplifies both the buffer and adder design.
In addition, we propose a hardware accelerator design to
achieve low-power, low-latency inference with insignificant
degradation in accuracy. Using our custom accelerator de-
sign with the CIFAR-10 and ImageNet datasets, we show
that our method achieves significant power and energy sav-
ings while increasing the classification accuracy.
1. INTRODUCTION
Recent availability of high-performance computing plat-
forms has enabled the success of deep neural networks (DNNs)
in many demanding fields, especially in the domains of ma-
chine learning and computer vision. At the same time, ap-
plications of DNNs have proliferated to platforms ranging
from data centers to embedded systems, which open up new
challenges in low-power, low-latency implementations that
can maintain state-of-the-art accuracy. While systems with
general purpose CPUs and GPUs are capable of processing
very large DNNs, they have high power requirements and
are not suitable for embedded systems, which has led to in-
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creasing interest in the design of low-power custom hardware
accelerators.
In designing low-power hardware for DNNs, one major
challenge stems from the high precision used in the network
parameters. State-of-the-art DNNs in classification accu-
racy are typically implemented using single precision (32-
bit) floating-point, which requires large memory size for both
the network parameters as well as the intermediate compu-
tations. Complex hardware multipliers and adders are also
needed to operate on such representations.
On the other hand, the inherent resiliency of DNNs to in-
significant errors, has resulted in a wide array of hardware-
software codesign techniques targeted for lowering the en-
ergy and memory footprint of these networks. Such tech-
niques broadly aim either to lower the cost of each operation
by reducing the precision [9, 10, 14] or to lower the number
of required operations, for example by knowledge distillation
[7, 16, 17].
While previous studies offer low-precision DNNs with lit-
tle reduction in accuracy, the smallest fixed-point solutions
proposed require 8-bits or more for both the activation and
network parameters. Furthermore, while solutions with bi-
nary and ternary precisions prove effective for smaller net-
works with small datasets, they often lead to unacceptable
accuracy loss on large datasets such as ImageNet [19]. In
addition, these low-precision network techniques usually re-
quire precision specific network designs and therefore cannot
readily be used on a specific network without an expensive
architecture exploration.
In this work, we aim to tackle the low-power high-accuracy
challenge for DNNs by proposing a hardware-software code-
sign solution to transform existing floating-point networks
to 8-bit dynamic fixed-point networks with integer power-
of-two weights without changing the network topology. The
use of power-of-two weights enables a multiplier-free hard-
ware accelerator design, which efficiently performs compu-
tation on dynamic fixed-point precision. More specifically,
our contributions in this paper are as follows:
• We propose to compress floating-point networks to 8-
bit dynamic fixed-point precision with integer power-
of-two weights. We then propose to fine-tune the quan-
tized network using student-teacher learning to im-
prove classification accuracy. Our technique requires
no change to the network architecture.
• We propose a new multiplier-free hardware accelera-
tor for DNNs and synthesize it using an industry level
library. Our custom accelerator efficiently operates us-
ing 8-bit multiplier-free dynamic fixed-point precision.
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• We also propose to utilize an ensemble of dynamic
fixed-point networks, resulting in improvements in clas-
sification accuracy compared to the floating-point coun-
terpart, while still allowing large energy savings.
• We evaluate our methodologies on two state-of-the-art
and demanding test sets, namely CIFAR-10 and Ima-
geNet, and use well-recognized network architectures
for our experiments. We compare our solution against
a baseline floating-point accelerator and quantify the
power and energy benefits of our methodology.
The rest of our paper is organized as follows. In Section 2,
we provide a breif background on deep neural networks. In
Section 3, we summarize previous work related to ours. Sec-
tion 4 describes our methodologies and accelerator design.
Next, in Section 6, we provide the results obtained from our
methodologies and our custom accelerator. Here we discuss
the performance from both hardware and accuracy perspec-
tives. Finally, in Section 7 we conclude our work.
2. BACKGROUND
Figure 1 shows the template structure of a deep neural
network. While a large number of layer types are available
in the literature, three layer types are more commonly used
in DNNs:
• Convolutional Layers: Each neuron in this layer is
connected to a subset of inputs with the same spa-
tial dimensions as the kernels, which are typically 3-
dimensional as shown in Figure 1. The convolution op-
eration can be formulated as y = b+
∑
i
∑
j
∑
k(xi,j,k ·
wi,j,k). Here, x is the input subset, w is the kernel
weight matrix, and b is a scalar bias. These layers are
used for feature extractions.
• Pooling Layers: Pooling layers are simply used to down
sample input data.
• Fully-Connected Layers: These layers are similar to
convolutional layers with differences being that inputs
and kernels are one-dimensional vectors. These layers
are often used toward the end as classifier, where the
output vector from the final layer (logits) is fed to a
logistic function.
• Non-Linearity : For each scalar input x, this layer out-
puts σ(x), where σ(·) is a predefined non-linear func-
tion, such as tanh(·), rectify linear unit (ReLU), etc.
DNNs typically are based on floating-point precision and
trained with backpropagation algorithm. Each training step
involves two phases: forward and backward. In the forward
phase, the network is used to perform classification on the
input. Afterward, the gradients are propagated back to each
layer in the backward phase to update the network’s param-
eters. The biggest portion of the computational demands
are required by the multiplier blocks utilized in the convo-
lutional and fully connected layers.
3. RELATEDWORKS
Previous work in software and hardware implementation
of DNNs has been, for the most part, disconnected. Few
studies have tried to optimize highly accurate designs with
low power budgets. On the accuracy front, one aspect of
condensing DNNs is to train much smaller networks from the
large, cumbersome models [16, 17]. Both models are based
Convolutional Layer Fully Connected LayerPooling Layer
…
Output LayerInput Layer
Forward Pass
Backward Pass (Gradient Descent)
Figure 1: Typical Structure of Deep Neural Network
on floating-point precision. This approach proposes to train
the student (smaller model) to mimic to the outputs of the
teacher (larger model). The loss function for the training is
composed of two parts: the losses with respect to the true
labels and the outputs from the teacher model.
Alternatively, DNNs with low precision data formats have
enormous potentials for reducing hardware complexity, power
and latency. Not surprisingly, there exists a rich body of lit-
erature which studies such limited precisions. Previous work
in this area have considered a wide range of reduced preci-
sion including fixed point [5, 13, 15], ternary (-1,0,1) [12] and
binary (-1,1) [8, 14]. Furthermore, comprehensive studies of
the effects of different precision on deep neural networks
are also available. Gysel et al. [10] propose Ristretto, a
hardware-oriented tool capable of simulating a wide range of
signal precisions. While they consider dynamic fixed-point,
in their work the focus is on network accuracy so the hard-
ware metrics are not evaluated. On the other hand, Hashemi
et al. [9] provide a broad evaluation of different precisions
and quantizations on both the hardware metrics and net-
work accuracy. However, they do not evaluate dynamic fixed
point.
In the hardware design domain, while few work have con-
sidered different bit-width fixed-point representations in their
accelerator design [6, 9, 18], in contrast to the accuracy anal-
ysis, no evaluation of hardware designs using dynamic fixed-
point is available. We fill this gap by providing an accelera-
tor design optimized to use dynamic fixed-point representa-
tion for intermediate computations while using power-of-two
weights.
In recent years, a few works have focused on techniques
to reduce the power demands of DNNs at the cost of small
reductions in network accuracy. For instance, Tann et al.
propose an incremental learning algorithm where the net-
work in trained in incremental steps [11]. The idea is then
to turn off large portions of the network in order to save
energy if these portions are not needed to retain accuracy.
While this work delivers significant power and energy saving
with small network accuracy degradation, it is orthogonal to
our work and can be applied in conjunction.
Sarwar et al. propose a multiplier-less neural network
where an accurate multiplier is replaced with an alphabet
set multiplier to save power. This work however, focuses on
multi-layer perceptrons and deep neural networks are not
evaluated [4]. In contrast, we evaluate our work on both
CIFAR-10 and ImageNet and highlight that our method-
ology is capable of delivering significant savings in energy
while even showing improvements in accuracy.
4. MULTIPLIER-FREE DYNAMIC FIXED-
POINT (MF-DFP) NETWORKS
In order to simplify the hardware implementation, we pro-
pose to alter the compute model by replacing multipliers
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with shift blocks and reducing signal bit width to 8 bits.
We represent the signals using dynamic fixed-point format
since synaptic weights and signals in different layers can vary
greatly in range. Employing a uniform fixed-point repre-
sentation across the layers would require large bit widths
to accommodate for such range. As demonstrated by oth-
ers [9, 10], even with 16-bit fixed-point, significant accuracy
drop is observed when compared to floating-point represen-
tation.
Dynamic fixed-point representation, as proposed in [13],
can be represented using two variables 〈b, f〉, where b ∈
N+ is the bit width, and f ∈ Z is the fractional length.
Each b-bit number in this scheme can be interpreted as
(−1)s2−f∑b−2i=0 2ixi, where s, xi ∈ {0, 1} are the sign bit
and the ith bit respectively. The term dynamic refers to the
fact that different layers in DNNs can take on different val-
ues for f depending on their ranges. In this work, we deploy
8-bit dynamic fixed-point for all of our experiments.
While we adopt our quantization process from the tech-
niques in [10], our work differs from theirs in three aspects:
(i) we perform hardware-software analysis for power-of-two
weights and dynamic fixed-point data path, (ii) we propose
to include student-teacher learning in the fine-tuning pro-
cess, and (iii) we demonstrate that an ensemble of two MF-
DFP networks can outperform the floating-point network
while having significant savings in energy. These aspects are
described in Algorithm 1 as three phases. Next, we describe
these phases in more details.
4.1 Network Quantization (Phase 1)
In order to construct a dynamic fixed-point network, we
take as input a fully trained floating-point network. We first
quantize on this input network by rounding its weights to
the nearest powers of two. We also round the intermediate
signals to 8-bit dynamic fixed-point using Ristretto [10] (line
2). We then perform fine-tuning on the network to recover
from accuracy loss due to quantization (lines 1–9).
DNNs are typically trained using the backpropagation al-
gorithm with variants of gradient descent methods, which
can be ill-suited for low-precision networks. The computed
gradients and learning rates are typically very small, which
means that parameters may not be updated at all due to
their low-precision format. Intuitively, this requires high
precision in order to converge to a good minima. How-
ever, integer power-of-two weights only allow large incre-
ment jumps.
To combat this disparity, we adopt solution proposed by
Courbariaux et al. [14] to keep two sets of weights during
the training process: one in quantized precision and one in
floating-point. As shown in Algorithm 1, during forward
propagation, the floating-point weight set is stochastically
or deterministically quantized before the input data is eval-
uated (line 4). For our work, we found that deterministic
quantization gives better performance. The output result of
the quantized network is then used to compute the loss with
respect to the true label of the data (line 5). The gradients
with respect to this loss are then used to update the floating-
point parameters during backward propagation (line 6), and
the process is repeated until convergence. This approach al-
lows small gradients to accumulate over time and eventually
cause incremental updates in the quantized weights.
4.2 Additional Fine-tuning (Phase 2)
Algorithm 1: Floating-Point to Dynamic Fixed-Point
// FLnet: the input floating-point net.
// t_logits: the floating-point net’s logits.
Input : FLnet, t logits
1 begin Phase 1
// MF_DFPnet: dynamic fixed-point network
Output: MF DFPnet
// Quantize the weights to powers of two and
// inputs to 8-bit fixed-point
2 MF DFPnet = Quantize 8bit(FLnet);
// Fine-tuning MF_DFPnet until convergence
// using hard data labels as in [14].
3 for i = 1 to Convergence do
4 Forward Pass(MF DFPnet);
// Compute gradients
5 grads=Grad(MF DFPnet, true labels);
// Backpropagate grad and update weights:
6 Backward update(FLnet, grads);
7 MF DFPnet = Quantize 8bit(FLnet);
8 end
9 end
10 begin Phase 2
// Additional training using different
11 for j = i to Convergence do
12 Forward Pass(MF DFPnet);
13 grads=Grad(MF DFPnet, true labels);
// Also with respect to teacher’s logits
14 grad logit=Grad(MF DFPnet, t logits);
// gradient to update:
15 gradients=grads + β·grad logit;
16 Backward update(FLnet, gradients);
17 MF DFPnet = Quantize 8bit(FLnet);
18 end
19 return MF DFPnet
20 end
// Phase 3: If using ensemble, repeat Phase 1
// and 2 with different input FLnet.
On top of the technique from Courbariaux et al. [14], we
propose additional training with a different loss function
once training with hard labels no longer improves the per-
formance. As shown in Algorithm 1 lines 10–20, in addition
to using hard labels, we introduce student-teacher learning,
where a student network is trained to mimic the outputs of
a teacher network [16, 17]. Both networks are floating-point
based, but the student typically has a far fewer number of
parameters. In our work, we treat the dynamic fixed-point
network as the student and the floating-point network as the
teacher.
The loss function in the student-teacher learning incor-
porates the knowledge learned by the teacher model [16].
Suppose S is the student network, and T is the teacher
with output logit vectors zS and zT and class probability
PS and PT respectively. The softmax regression function
is relaxed by introducing a temperature parameter τ such
that PS,i =
exp(zS,i/τ)∑
j exp(zS,j/τ)
and PT,i =
exp(zT,i/τ)∑
j exp(zT,j/τ)
. Let
WS be the parameters of the student network, then the loss
function for the student model is defined to be:
L(WS) = H(Y, PS) + β · H(PT , PS) (1)
where β is a tunable parameter, H is the cross entropy, and
Y is the one-hot true data label. Using τ >> zS , zT , we
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have Pi =
exp(zi/τ)∑
j exp(zj/τ)
≈ 1+zi/τ
N+
∑
j zj/τ
where N is the length
of of vectors zS , zT . With zero-meaned zS , zT (
∑
j zS,j =∑
j zT,j = 0), the approximated gradient is then:
δL(WS)
δzS,i
≈ (PS,i −Yi) + β
N · τ2 · (zS,i − zT,i). (2)
4.3 Ensemble of MF-DFP Networks (Phase 3)
Deploying an ensemble of DNNs has been proven to be a
simple and effective method to boost the inference accuracy
of a DNN [21]. The idea is to independently train multiple
DNNs of the same architecture and use them to evaluate
each input. The output is then chosen based on the major-
ity of votes. Suppose the ensemble consists of M networks
producing output logit vectors zi, i ∈ [1,M ]. Then the out-
put class can simply be the maximum element in 1
M
∑M
i=1 zi.
This idea is amenable in scenarios where there exists enough
time or energy budget to justify evaluating the input on a
number of networks. In section 6.2 we highlight that, since
the reduction in energy from the proposed MF-DFP are so
dramatic, the designer may implement an ensemble of MF-
DFP networks in parallel and still save significantly in en-
ergy consumption. More specifically, we show that an en-
semble of multiplier-free dynamic fixed-point networks can
outperform a floating-point network while still achieving sig-
nificant energy saving. In order to construct such ensemble,
we run Algorithm 1 multiple times with different starting
floating-point networks on line 1.
5. HARDWARE ACCELERATOR DESIGN
As discussed in Section 4, while we maintain low-precision
in both network signals and parameters for efficiency, pro-
viding the network with the flexibility to change the loca-
tion of the radix point from layer to layer is necessary for
minimizing the accuracy degradation. While improving the
accuracy, this scheme incurs complexities in the hardware
design as some bookkeeping in needed to keep track of the
location of the radix point in different parts of the network.
In the proposed accelerator, we enable such flexibility by
providing each set of calculations with details on the indices
of both the input feature maps as well as the output activa-
tion. More specifically, we implement this feature by adding
control signals dedicated to both the input feature, and the
output activation radix indices. Dedicated hardware is then
added to the hardware to shift the result to the correct index
as determined by the radix indices.
On the other hand, while dynamic fixed-point represen-
tation for synaptic weights and activation maps allows for
compact bit widths, during inference, we would still need
to perform fixed-point multiplications. As described in Sec-
tion 4, we propose to quantize the weights to integer power-
of-two, which would allow the expensive multiplications to
be replaced with arithmetic shifts. These shift operators
are far more hardware-friendly than full-scale multipliers.
In this quantization scheme, for each weight w, we represent
its quantized version using two numbers 〈s, e〉, where s is the
sign of the weight w, and e = max[round(log2(|w|)),−7] is
the exponent for the power of 2 (i.e., 2e). Here, round() per-
forms rounding to the nearest integer. Note that we bound
e ≥ −7 since our input data is limited to 8 bits. For each in-
put x, x·w is then transformed into (s·x) e, where
represents the shift operator. In addition, we observe that
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(a) The Dynamic, Fixed-Point Structure of a Single Neuron.
(b) Proposed Hardware Accelerator Design
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Processing Unit #2
Processing Unit #16
Figure 2: Proposed Hardware Accelerator Design
(a) a Single Neuron and (b) The Organization of
Neurons and Hardware Blocks.
the magnitudes of the weights is less than 1, so our round-
ing leads to 8 possible exponents {0,−1, . . . ,−7}. Therefore
the weights can be encoded into 4-bit representation. This
observation is used to simplify our hardware architecture
significantly as discussed in 6.2.
To further improve the accuracy, we ensure that there is
no loss in intermediate values by mitigating the possibility
of overflows. In order to do so, we ensure that all inter-
mediate signals have large enough word-width, thereby ef-
fectively increasing the width of the intermediate wires as
needed. To illustrate our idea, Figure 2(a) shows the simpli-
fied structure of a single neuron in our proposed implemen-
tation, highlighting the main feature of the accelerator de-
sign. In Figure 2(a), the dedicated hardware implementing
the dynamic fixed-point scheme is shown as “Accumulator
& Routing”. Here m and n represent the locations of the
radix points for the input features and output activations
respectively.
In order to integrate our proposed neuron architecture
into a full-scale hardware accelerator, we utilize a tile-based
implementation inspired from DianNao [3], where each cy-
cle a small number of physical neurons is fed a new set of
data for calculation. We implement three separate mem-
ory subsystems assigned to input data, weights, and output
data, respectively. This memory subsystem ensures the iso-
lation of memory transfers from the calculation for maxi-
mum throughput. The computation itself is performed in
neural processing units (NPUs) containing a number of pro-
cessing units each implementing 16 neurons with 16 synapses.
Figure 2(b) illustrates the organization of the proposed
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hardware accelerators. Here we want to stress the benefits
of our methodologies relative to the floating-point design.
Thus, an architectural design space exploration such as al-
tering number of hardware neurons and synapses is out of
the scope of this work.
In order to incorporate the proposed ensemble of net-
works, the number of processing units is increased as needed
to parallelize the computation of an ensemble of networks.
Note that the memory subsystems as well as the control
logic also need to be modified to account for the number
of processing units. In section 6.2 we evaluate our method-
ologies using a single processing unit, resulting in a single
multiplier-free dynamic fixed point (MF-DFP) network, and
two processing units, which form an ensemble of two net-
works.
We also implement and compare our hardware design with
a conventional 32-bit floating-point architecture using a sin-
gle processing unit as a baseline. Compared to our proposed
design, the baseline implementation utilizes multipliers in
the first stage of the design and keeps the bitwidth constant
at 32-bits throughout the design for both the activations and
the network parameters.
6. EXPERIMENTAL RESULTS
6.1 Experimental Setup
In this section, we discuss our results on the CIFAR-10
and ImageNet 2012 datasets [2, 19] using the well-known
DNN architectures from [2] and [20] respectively. We remove
all local response normalization layers since they are not
amenable to our multiplier-free hardware implementation.
All of our experiments are based on Caffe [1].
For CIFAR-10, we begin by training the floating-point
networks using the benchmark architecture. For the Ima-
geNet benchmark, we obtain the floating-point model from
Caffe Model Zoo1. We then run the networks on their corre-
sponding training set data to obtain the pre-softmax output
logits. From these floating-point networks, we construct our
proposed MF-DFP networks using Algorithm 1.
For our hardware evaluations, we compile our designs us-
ing Synopsys Design Compiler and a 65 nm standard cell
library in the typical processing corner. We synthesize our
hardware so that we have zero timing slack for the floating-
point design. Therefore, we use a constant clock frequency
of 250MHz for all our experiments. While the utilization of
barrel shifters instead of multipliers provides us with timing
slacks which can be used to boost the frequency, we choose
to keep the frequency constant as changing the frequency
adds another dimension for evaluation which is out of the
scope of this work.
6.2 Results
We evaluate our proposed methodology as well as our cus-
tom hardware accelerator on CIFAR-10 and ImageNet using
a broad range of performance metrics including accuracy,
power consumption, design area, inference time, and infer-
ence accuracy. Table 1 summarizes the design area and the
power consumption of the proposed multiplier-free custom
accelerator. Values shown in parenthesis, (in,w), reflect the
number of bits required for the representation of inputs and
weights respectively. We also implement a floating-point
1https://github.com/BVLC/caffe/wiki/Model-Zoo
Table 1: Design metrics of the proposed MF-DFP
accelerator against the floating-point baseline.
Design Power Area Power
Area Cons. Saving Saving
Precision (in, w) (mm2) (mW ) (%) (%)
Floating-point(32,32) 16.52 1361.61 0 0
Proposed MF-DFP(8,4) 1.99 138.96 87.97 89.79
Ens. MF-DFP(8,4) 3.96 270.27 76.00 80.15
0 10 20 30 40 50
Training Epochs
0.43
0.44
0.45
0.46
0.47
0.48
0.49
0.5
0.51
0.52
E
rr
or
R
at
e
Training with Data labels only
Student-Teacher Training
Floating-Point Network
Phase 1 Phase 2
Figure 3: ImageNet 2012 validation set top-1 error
rates for quantized network trained with only data
labels, with student-teacher learning, and floating-
point network.
version of our accelerator as a baseline design and for com-
parison. As shown in the table our accelerator can achieve
significant benefits in both design area and power consump-
tion using both one processing unit and using an ensemble
of two networks. Next we report the results when using
our methodologies and hardware accelerator for our bench-
marks.
Figure 3 shows the classification error rate of the base-
line floating-point network as well as the fine-tuning process
of MF-DFP for the ImageNet benchmark. Here, we ob-
serve that by fine-tuning using just data labels (Phase 1),
we achieve significant performance with less than a 1% in-
crease in error rate than the floating-point counterpart. Ad-
ditional training using the student-teacher model (Phase 2)
as described in Section 4.2 on top of just data labels, allows
us to reduce the error rate even more. In this experiment,
we observed that more benefit is achieved when the student-
teacher training is started from a non-global optimal point
in the data labels-only training. More specifically, the value
of i in Algorithm 1 line 11 should be close to convergence but
not the global optimal point in the training process. In ei-
ther case, the student-teacher learning provides consistently
better performance than using the data labels-only training.
For this training, we set τ = 20, β = 0.2 and start with a
learning rate of 1e-03. We decrease the rate by a factor of
10 when learning levels off and stop the training when the
learning rate drops below 1e-07.
Furthermore, in Table 2, we summarize the accuracy, in-
ference time, and the energy performance of our proposed
techniques. As shown in the table, our methodology can
achieve energy savings as high as 89% in the case of single
MF-DFP network with a maximum of 0.79% degradation in
accuracy for both benchmarks. This is especially significant
as there is absolutely no modification to network depth and
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Table 2: Time, energy and top-1 accuracy for CIFAR-10 and ImageNet. In addition, for Imagenet, we also
show in parenthesis the top-5 accuracy. Ensemble accuracy is obtained by deploying two MF-DFP networks.
CIFAR-10 ImageNet
Classification Time Energy Energy Classification Time Energy Energy
Precision Accuracy (%) (us) (uJ) Saving (%) Accuracy (%) (us) (uJ) Saving (%)
Floating-Point (32,32) 81.53 246.52 335.68 0 56.95 (79.88) 15666.45 21332.38 0
MF-DFP (8,4) 80.77 246.27 34.22 89.81 56.16 (79.13) 15666.06 2176.96 89.80
Ensemble MF-DFP 82.61 246.27 66.56 80.17 57.57 (80.29) 15666.06 4234.07 80.15
Table 3: Comparison of memory requirements for
floating-point versus MF-DFP network parameters
for CIFAR-10 and ImageNet benchmarks.
Precision CIFAR-10 (MB) ImageNet (MB)
Floating-Point 0.3417 237.95
MF-DFP 0.0428 29.75
Ensemble MF-DFP 0.0855 59.50
channel size. In addition, with the extra area budget, we
can implement two processing units in our accelerator and,
for each benchmark, we deploy an ensemble of two MF-DFP
networks trained using different starting points. As shown
in Table 2, we can outperform the floating networks in both
benchmarks using this ensemble while still achieving signif-
icant energy saving.
Finally, while we design our methodology with memory
footprint in mind, we do not include the power consumption
of the main memory subsystem in our evaluations. How-
ever, as a general guideline, our methodology emphasizes on
reductions in network precisions and therefore requires 8×
less memory compared to a floating-point implementation as
shown in Table 3. For the ensemble method, the memory re-
quirement essentially doubles from single MF-DFP, however,
they are still far lower than the floating-point networks.
7. CONCLUSION
In this work we proposed a novel hardware-software code-
sign approach which enables seamless mapping of full-precision
deep neural networks to a multiplier-free dynamic fixed-
point network. In our work, no change to the network archi-
tecture is required to maintain accuracy within acceptable
bounds. We also formalized the use of student-teacher learn-
ing for accuracy improvements in low-precision networks. In
addition, we proposed a hardware design capable of incorpo-
rating the dynamic fixed point as well as the multiplier-free
design aspects. We proposed to utilize an ensemble of lower
precision ML-DFP networks to increase the accuracy even
further. We evaluated our designs using two well-recognized
and demanding datasets, namely CIFAR-10 and ImageNet
running on networks well studied in the literature. Using
one single MF-DFP network on our tastbenches, our design
achieves up to 90% energy savings with an insignificant ac-
curacy drop of approximately 1%. Using an ensemble of two
networks, energy savings of 80% are achievable while deliv-
ering accuracy gains of more than 1% for CIFAR-10, and
0.5% for ImageNet top-1 classification accuracy.
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